



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/662,034	09/12/2003	Paul J. Mantey	200309970-1	9298

22879 7590 10/20/2008
HEWLETT PACKARD COMPANY
P O BOX 272400, 3404 E. HARMONY ROAD
INTELLECTUAL PROPERTY ADMINISTRATION
FORT COLLINS, CO 80527-2400

EXAMINER

SPITTLE, MATTHEW D

ART UNIT	PAPER NUMBER
----------	--------------

2111

NOTIFICATION DATE	DELIVERY MODE
-------------------	---------------

10/20/2008

ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

JERRY.SHORMA@HP.COM
mkraft@hp.com
ipa.mail@hp.com

DETAILED ACTION

Claims 1 – 3, 6 – 13, and 42 – 44 have been examined.

Claim Rejections - 35 USC § 103

5 The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

10 (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

 The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining
15 obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating
20 obviousness or nonobviousness.

 Claims 1 – 3 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson et al. (U.S. 6,122,758) in view of Yik et al. (U.S. Pub. 2003/0226050), and Yoshida (U.S. 5,928,372).

25 Regarding claim 1, Johnson et al. describe a computer system comprising:

 A system bus implemented in accordance with an Inter-IC bus specification (Figure 4, 7, item 310; column 7, lines 10 – 12);

A bus controller coupled to the system bus (where a bus controller may be interpreted as a system interface processor; column 11, lines 31 – 36, 61 - 65) and to
30 an internal bus (Fig. 4, 7, item 226);

A send machine (Fig. 7, item 707) and a FIFO buffer coupled to the send machine (Fig. 7, 516), however Johnson et al. fails to teach the send machine and FIFO buffer connected as recited in the claim.

Yik et al. teach a bridge circuit (Fig. 1, 100) which could be implemented in a
35 system such as that of Johnson et al. for the purpose of allowing components to operate at different clock rates, and for power saving purposes (par. 5). This circuit could be implemented in Johnson et al., for example, in the location of items 514 and 516 in Figure 7 to allow the system interface processor (312) and host processor (200) to operate at different clock rates. Thus, the combination of Johnson et al. and Yik et al.
40 teach a send machine (Yik et al.: 150) coupled between a host processor (Johnson: 200) and the bus controller (Johnson: 312) over a second internal bus (Yik et al. 156, 162); and a first first-in first-out (FIFO) buffer (Yik et al.: 154) coupled to the send machine (Yik et al.: 150), the first FIFO further coupled in parallel with the send machine (as shown in Yik et al., Fig. 1) between the host processor (Johnson: 200) and the bus
45 controller (Johnson: 312) over the first internal bus (Johnson: 226) but not over the system bus (Johnson: 310).

Additionally, Yik et al. teach a receive machine (Fig. 1, 136) coupled between the host processor and the bus controller;

A second FIFO buffer coupled to the receive machine and coupled between the
50 host processor and the bus controller (Fig. 1, 142).

Therefore, it would have been obvious to one of ordinary skill in this art at the
time of invention by Applicant to incorporate the bridge circuit as taught by Yik et al. into
the system of Johnson et al. for the purpose of allowing different components on the
bus to correctly operate at different clock rates and to save power (par. 5). This would
55 have been obvious since Yik et al. teach that it is advantageous to reduce the amount of
power required to process data, thereby reducing the amount of heat generated, thus
prolonging the life of the hardware (par. 3).

Johnson et al. fail to teach wherein the receive machine comprises checksum
generation means for generating a message checksum for a message while the
60 message is being received by the bus controller over the system bus.

Yoshida teaches a checksum generation means for generating a message
checksum for a message while the message is being received by the bus controller over
the system bus (where checksum generation means may be interpreted as data check
code generation circuits; column 11, lines 14 – 24).

65 It would have been obvious to one of ordinary skill in this art at the time of
invention by applicant to combine the checksum generation means of Yoshida with the
system of Johnson et al. and Yik et al. in order to provide for a means of verifying the
data transmitted across the system bus. This would have been obvious since error-free
data is critical to the correct operation of a digital system.

Regarding claim 2, Yik et al. teach the additional limitation wherein the first FIFO buffer comprises means for receiving a plurality of bytes from the host processor without interrupting the host processor (par 21).

75 Regarding claim 3, Yik et al. teach the additional limitation wherein:

 The first FIFO buffer comprises means for receiving a plurality of bytes from the host processor (par. 21);

 The send machine comprises means for transmitting the plurality of bytes over the system bus without interrupting the host processor (par. 21).

80

 Regarding claim 12, Johnson et al. describe a computer system comprising:

 A system bus implemented in accordance with an Inter-IC bus specification (Figure 4, 7, item 310; column 7, lines 10 – 12);

 A bus controller coupled to the system bus (where a bus controller may be
85 interpreted as a system interface processor; column 11, lines 31 – 36, 61 - 65) and to an internal bus (Fig. 4, 7, item 226);

 A send machine (Fig. 7, item 707) and a FIFO buffer coupled to the send machine (Fig. 7, 516), however Johnson et al. fails to teach the send machine and FIFO buffer connected as recited in the claim.

90 Yik et al. teach a bridge circuit (Fig. 1, 100) which could be implemented in a system such as that of Johnson et al. for the purpose of allowing components to operate at different clock rates, and for power saving purposes (par. 5). This circuit could be

implemented in Johnson et al., for example, in the location of items 514 and 516 in Figure 7 to allow the system interface processor (312) and host processor (200) to
95 operate at different clock rates. Thus, the combination of Johnson et al. and Yik et al. teach a send machine (Yik et al.: 150) coupled between a host processor (Johnson: 200) and the bus controller (Johnson: 312) over a second internal bus (Yik et al. 156, 162); and a first first-in first-out (FIFO) buffer (Yik et al.: 154) coupled to the send machine (Yik et al.: 150), the first FIFO further coupled in parallel with the send machine
100 (as shown in Yik et al., Fig. 1) between the host processor (Johnson: 200) and the bus controller (Johnson: 312) over the first internal bus (Johnson: 226) but not over the system bus (Johnson: 310).

Additionally, Yik et al. teaches a receive machine (136) coupled between the host processor and the bus controller, the receive machine comprising means for receiving
105 the plurality of bytes over the system bus without interrupting the host processor (par. 21); and a second FIFO buffer coupled to the receive machine and coupled between the host processor and the bus controller (142) over the **third** internal bus (146, 140, 106), the second FIFO not being coupled to the receive machine over the second internal bus (as shown in Fig. 1) but not over the system bus (as shown in Fig. 1), the second FIFO
110 buffer comprising means for receiving a plurality of bytes from the bus controller without interrupting the host processor (par. 18).

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by Applicant to incorporate the bridge circuit as taught by Yik et al. into the system of Johnson et al. for the purpose of allowing different components on the

115 bus to correctly operate at different clock rates and to save power (par. 5). This would
have been obvious since Yik et al. teach that it is advantageous to reduce the amount of
power required to process data, thereby reducing the amount of heat generated, thus
prolonging the life of the hardware (par. 3).

Johnson et al. fail to teach wherein the receive machine comprises checksum
120 generation means for generating a message checksum for a message while the
message is being received by the bus controller over the system bus.

Yoshida teaches a checksum generation means for generating a message
checksum for a message while the message is being received by the bus controller over
the system bus (where checksum generation means may be interpreted as data check
125 code generation circuits; column 11, lines 14 – 24).

It would have been obvious to one of ordinary skill in this art at the time of
invention by applicant to combine the checksum generation means of Yoshida with the
system of Johnson et al. and Yik et al. in order to provide for a means of verifying the
data transmitted across the system bus. This would have been obvious since error-free
130 data is critical to the correct operation of a digital system.

* * *

Claims 6 – 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over
135 Johnson et al. (U.S. 6,122,758) in view of Yik et al. (U.S. Pub. 2003/0226050) and
Feeney et al. (U.S. 6,072,781).

With regard to claim 6, Johnson et al. describe the computer system of claim 1, further comprising:

Means for receiving a message from the host processor (Figure 7, items 516,
140 707; column 12, lines 26 – 32);

Means for attempting to send the message over the system bus to a target device (column 15, lines 15 – 36 give an example of how a message is sent over the system bus to a target device (microcontroller)).

Means for determining whether the message was received without errors by the
145 target device (column 15, lines 62 – 64).

Johnson et al. and Yik et al. fail to describe retry means for attempting again to send the message over the communication bus to the target device if it is determined that the message was not received without errors by the target.

Feeney et al. teach retry means for attempting again to send the message over
150 the system bus to the target device without interrupting the host processor if it is determined that the message was not received without errors by the target device (column 16, lines 36 – 49 describe retrying messages that failed to send; column 16, lines 36 – 49 describe retrying a message without involving the processor).

It would have been obvious to one of ordinary skill in this art at the time of
155 invention by applicant to incorporate the means of retrying failed messages as taught by Feeney et al. into the computer system of Johnson et al. and Yik et al. for the purpose of ensuring the delivery of messages on the communication bus.

With regard to claim 7, Feeney et al. teach the additional limitation wherein the
160 retry means comprises means for attempting again to send the message over the
system bus to the target device without interrupting the host processor if it is determined
that the message was not received without errors by the target device (column 16, lines
36 – 49 describe retrying a message without involving the processor).

165 With regard to claim 8, Feeney et al. teach the additional limitation wherein the
retry means comprises means for attempting again to send the message over the
system bus to the target device without obtaining the message again from the host
processor if it is determined that the message was not received without errors by the
target device (column 16, lines 36 – 49 describe storing the message in a FIFO in order
170 to allow the processor to move onto other tasks).

* * *

Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson
175 et al. (U.S. 6,122,758) in view of Yik et al. (U.S. Pub. 2003/0226050) and Cao et al.
(U.S. 5,230,044).

Johnson et al. and Yik et al. fail to teach a busfree count means for storing a
busfree count associated with the computer system, a busfree timer for use by the
computer system to wait an amount of time specified by the busfree count prior to
180 attempting to access the system bus after the system bus becomes available for use,

and a fair arbitration block coupled between the host processor and the bus controller, the fair arbitration block comprising arbitration means for modifying the busfree count according to a priority signal to produce an arbitrated busfree count signal.

Cao et al. teach:

185 A busfree count means for storing a busfree count (where a busfree count may be interpreted as an arbitration count number; column 4, lines 42 – 50);

 A busfree timer for use by the computer system to wait an amount of time specified by the busfree count prior to attempting to access the system bus after the system bus becomes available for use (where a busfree timer may be interpreted as a
190 “quiet slot” counter; column 4, lines 51 – 60);

 A fair arbitration block comprising arbitration means for modifying the busfree count according to a priority signal to produce an arbitrated busfree count signal (where a busfree count may be interpreted as an arbitration count number; column 5, lines 59 – 64).

195 It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the busfree count and busfree timer as taught by Cao et al. into the system of Johnson et al. and Yik et al. for the purpose of providing arbitration amongst devices on the system bus. This would have been obvious since Cao et al. teach that their invention provides for more efficient use of bus bandwidth
200 (column 10, lines 25 – 59), along with permitting data communication with a very small probability of data collisions (column 4, lines 32 – 34).

* * *

205 Claims 10 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson et al. (U.S. 6,122,758) in view of Yik et al. (U.S. Pub. 2003/0226050) and Webb et al. (U.S.4,577,060).

 With regard to claim 10, Johnson et al. and Yik et al. fail to teach a byte timer coupled between the bus controller and the host processor.

210 Webb et al. teach a byte timer (where a byte timer may be interpreted as a no-response timer; column 13, lines 49 - 60).

 It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to include the byte timer as taught by Webb et al. into the system of Johnson et al. and Yik et al.. This would have been obvious in order to provide a
215 method of ensuring that a communication link (or bus) is operating properly, and prevent the system from wasting time sending messages to processors/terminals that are not responsive (column 14, lines 11 – 19).

 With regard to claim 11, Webb et al. teach the additional limitation wherein the
220 byte timer (interpreted as a no-response timer) comprises means for determining whether the host processor has failed and means for generating a signal indicating whether the host processor has failed (where a host processor may be interpreted as a terminal; where generating a signal indicating the processor has failed may be

Art Unit: 2111

interpreted as marking a terminal as being “offline” or “down”; column 13, line 49 –

225 column 14, line 30).

* * *

Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson

230 et al. in view of Yik et al., Feeney et al., Cao et al., and further in view of Webb et al.

Johnson et al. teach a computer system of claim 12 further comprising:

Means for receiving a message from the host processor (Figure 7, items 516, 707; column 12, lines 26 – 32);

235 Means for attempting to send the message over the system bus to a target device (column 15, lines 15 – 36 give an example of how a message is sent over the system bus to a target device (microcontroller)).

Means for determining whether the message was received without errors by the target device (column 15, lines 62 – 64).

240 Johnson et al. and Yik et al. fail to describe a retry means, a busfree count means, a busfree count timer, a fair arbitration block, and a byte timer.

Feeney et al. teach retry means for attempting again to send the message over the system bus to the target device without interrupting the host processor if it is determined that the message was not received without errors by the target device (column 16, lines 36 – 49 describe retrying messages that failed to send; column 16, 245 lines 36 – 49 describe retrying a message without involving the processor).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the means of retrying failed messages as taught by Feeney et al. into the computer system of Liu et al for the purpose of ensuring the delivery of messages on the communication bus.

250 Cao et al. teach:

A busfree count means for storing a busfree count (where a busfree count may be interpreted as an arbitration count number; column 4, lines 42 – 50);

A busfree timer for use by the computer system to wait an amount of time specified by the busfree count prior to attempting to access the system bus after the
255 system bus becomes available for use (where a busfree timer may be interpreted as a “quiet slot” counter; column 4, lines 51 – 60);

A fair arbitration block comprising arbitration means for modifying the busfree count according to a priority signal to produce an arbitrated busfree count signal (where a busfree count may be interpreted as an arbitration count number; column 5, lines 59 –
260 64).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the busfree count and busfree timer as taught by Cao et al. into the system of Johnson et al., Yik et al., and Feeney et al, for the purpose of providing arbitration amongst devices on the system bus. This would have been
265 obvious since Cao et al. teach that their invention provides for more efficient use of bus bandwidth (column 10, lines 25 – 59), along with permitting data communication with a very small probability of data collisions (column 4, lines 32 – 34).

Webb et al. teach a byte timer comprising means for determining whether the host processor has failed and means for generating a signal indicating whether the host processor has failed (where a byte timer may be interpreted as a no-response timer; column 13, lines 49 – 60; where a host processor may be interpreted as a terminal; where generating a signal indicating the processor has failed may be interpreted as marking a terminal as being “offline or “down”; column 13, line 49 – column 14, line 30).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to include the byte timer as taught by Webb et al. into the system of Johnson et al., Feeney et al., and Cao et al. This would have been obvious in order to provide a method of ensuring that a communication link (or bus) is operating properly, and prevent the system from wasting time sending messages to processors/terminals that are not responsive (column 14, lines 11 – 19).

* * *

Claim 42 is rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson et al. in view of Yik et al., Feeney et al., Cao et al., Yoshida (U.S. 5,928,372), and Webb et al.

Regarding claim 42, Johnson et al. teach a computer system comprising:

A system bus implemented in accordance with an Inter-IC bus specification (Figure 4, 7, item 310; column 7, lines 10 – 12);

A bus controller coupled to the system bus (where a bus controller may be interpreted as a system interface processor; column 11, lines 31 – 36, 61 - 65) and to an internal bus (Fig. 4, 7, item 226);

A send machine (Fig. 7, item 707) and a FIFO buffer coupled to the send machine (Fig. 7, 516), however Johnson et al. fails to teach the send machine and FIFO buffer connected as recited in the claim.

Yik et al. teach a bridge circuit (Fig. 1, 100) which could be implemented in a system such as that of Johnson et al. for the purpose of allowing components to operate at different clock rates, and for power saving purposes (par. 5). This circuit could be implemented in Johnson et al., for example, in the location of items 514 and 516 in Figure 7 to allow the system interface processor (312) and host processor (200) to operate at different clock rates. Thus, the combination of Johnson et al. and Yik et al. teach a send machine (Yik et al.: 150) coupled between a host processor (Johnson: 200) and the bus controller (Johnson: 312) over a second internal bus (Yik et al. 156, 162); and a first first-in first-out (FIFO) buffer (Yik et al.: 154) coupled to the send machine (Yik et al.: 150), the first FIFO further coupled in parallel with the send machine (as shown in Yik et al., Fig. 1) between the host processor (Johnson: 200) and the bus controller (Johnson: 312) over the first internal bus (Johnson: 226) but not over the system bus (Johnson: 310).

Additionally, Yik et al. teaches a receive machine (136) coupled between the host processor and the bus controller, the receive machine comprising means for receiving the plurality of bytes over the system bus without interrupting the host processor (par.

18); and a second FIFO buffer coupled to the receive machine and coupled between the host processor and the bus controller (142) over the **third** internal bus (146, 140, 106), the second FIFO not being coupled to the receive machine over the second internal bus (as shown in Fig. 1) but not over the system bus (as shown in Fig. 1), the second FIFO
315 buffer comprising means for receiving a plurality of bytes from the bus controller without interrupting the host processor (par. 18).

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by Applicant to incorporate the bridge circuit as taught by Yik et al. into the system of Johnson et al. for the purpose of allowing different components on the
320 bus to correctly operate at different clock rates and to save power (par. 5). This would have been obvious since Yik et al. teach that it is advantageous to reduce the amount of power required to process data, thereby reducing the amount of heat generated, thus prolonging the life of the hardware (par. 3).

Johnson et al. fail to teach wherein the receive machine comprises checksum
325 generation means for generating a message checksum for a message while the message is being received by the bus controller over the system bus.

Yoshida teaches a checksum generation means for generating a message checksum for a message while the message is being received by the bus controller over the system bus (where checksum generation means may be interpreted as data check
330 code generation circuits; column 11, lines 14 – 24).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to combine the checksum generation means of Yoshida with the

system of Johnson et al. and Yik et al. in order to provide for a means of verifying the data transmitted across the system bus. This would have been obvious since error-free data is critical to the correct operation of a digital system.

Johnson et al. additionally teaches means for receiving a message from the host processor (Figure 7, items 516, 707; column 12, lines 26 – 32);

Means for attempting to send the message over the system bus to a target device (column 15, lines 15 – 36 give an example of how a message is sent over the system bus to a target device (microcontroller)).

Means for determining whether the message was received without errors by the target device (column 15, lines 62 – 64).

Johnson et al. and Yik et al. fail to describe a retry means, a busfree count means, a busfree count timer, a fair arbitration block, and a byte timer.

Feeney et al. teach retry means for attempting again to send the message over the system bus to the target device without interrupting the host processor if it is determined that the message was not received without errors by the target device (column 16, lines 36 – 49 describe retrying messages that failed to send; column 16, lines 36 – 49 describe retrying a message without involving the processor).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the means of retrying failed messages as taught by Feeney et al. into the computer system of Johnson et al. for the purpose of ensuring the delivery of messages on the communication bus.

Cao et al. teach:

355 A busfree count means for storing a busfree count (where a busfree count may
be interpreted as an arbitration count number; column 4, lines 42 – 50);

 A busfree timer for use by the computer system to wait an amount of time
specified by the busfree count prior to attempting to access the system bus after the
system bus becomes available for use (where a busfree timer may be interpreted as a
360 “quiet slot” counter; column 4, lines 51 – 60);

 A fair arbitration block comprising arbitration means for modifying the busfree
count according to a priority signal to produce an arbitrated busfree count signal (where
a busfree count may be interpreted as an arbitration count number; column 5, lines 59 –
64).

365 It would have been obvious to one of ordinary skill in this art at the time of
invention by applicant to incorporate the busfree count and busfree timer as taught by
Cao et al. into the system of Johnson et al. and Yik et al. for the purpose of providing
arbitration amongst devices on the system bus. This would have been obvious since
Cao et al. teach that their invention provides for more efficient use of bus bandwidth
370 (column 10, lines 25 – 59), along with permitting data communication with a very small
probability of data collisions (column 4, lines 32 – 34).

 Webb et al. teach a byte timer comprising means for determining whether the
host processor has failed and means for generating a signal indicating whether the host
processor has failed (where a byte timer may be interpreted as a no-response timer;
375 column 13, lines 49 – 60; where a host processor may be interpreted as a terminal;

where generating a signal indicating the processor has failed may be interpreted as marking a terminal as being “offline or “down”; column 13, line 49 – column 14, line 30).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to include the byte timer as taught by Webb et al. into the system of Johnson et al. and Yik et al.. This would have been obvious in order to provide a method of ensuring that a communication link (or bus) is operating properly, and prevent the system from wasting time sending messages to processors/terminals that are not responsive (column 14, lines 11 – 19).

* * *

Claim 43 is rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson et al. (U.S. 6,122,758) in view of Yik et al. (U.S. Pub. 2003/0226050) and Yoshida (U.S. 5,928,372).

Johnson et al. and Yik et al. fail to teach wherein the receive machine comprises checksum generation means for generating a message checksum for a message while the message is being received by the bus controller over the system bus.

Yoshida teaches a checksum generation means for generating a message checksum for a message while the message is being received by the bus controller over the system bus (where checksum generation means may be interpreted as data check code generation circuits; column 11, lines 14 – 24).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to combine the checksum generation means of Yoshida with the system of Johnson et al. in order to provide for a means of verifying the data transmitted across the system bus. This would have been obvious since error-free data is critical to the correct operation of a digital system.

* * *

Claim 44 is rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson et al. in view of Yik et al., Yoshida (U.S. 5,928,372), and Cao et al.

Regarding claim 44, Johnson et al. teach a device for use in a computer system including a system bus (Figure 4, 7, item 310; column 7, lines 10 - 12) and a bus controller coupled to the system bus (where a bus controller may be interpreted as a system interface processor; column 11, lines 31 - 36, 61 - 65).

A send machine (Fig. 7, item 707) and a FIFO buffer coupled to the send machine (Fig. 7, 516), however Johnson et al. fails to teach the send machine and FIFO buffer connected as recited in the claim, as well as the first and second internal buses.

Yik et al. teach a bridge circuit (Fig. 1, 100) which could be implemented in a system such as that of Johnson et al. for the purpose of allowing components to operate at different clock rates, and for power saving purposes (par. 5). This circuit could be implemented in Johnson et al., for example, in the location of items 514 and 516 in Figure 7 to allow the system interface processor (312) and host processor (200) to

operate at different clock rates. Thus, the combination of Johnson et al. and Yik et al.

420 teach a send machine (Yik et al.: 150) coupled between a host processor (Johnson:
200) and the bus controller (Johnson: 312) over a second internal bus (Yik et al. 156,
162); and a first first-in first-out (FIFO) buffer (Yik et al.: 154) coupled to the send
machine (Yik et al.: 150), the first FIFO further coupled in parallel with the send machine
(as shown in Yik et al., Fig. 1) between the host processor (Johnson: 200) and the bus
425 controller (Johnson: 312) over the first internal bus (Johnson: 226) but not over the
system bus (Johnson: 310).

Additionally, Yik et al. teaches a receive machine (136) coupled between the host
processor and the bus controller, the receive machine comprising means for receiving
the plurality of bytes over the system bus without interrupting the host processor (par.
430 21); and a second FIFO buffer coupled to the receive machine and coupled between the
host processor and the bus controller (142) over the **third** internal bus (146, 140, 106),
the second FIFO not being coupled to the receive machine over the second internal bus
(as shown in Fig. 1) but not over the system bus (as shown in Fig. 1), the second FIFO
buffer comprising means for receiving a plurality of bytes from the bus controller without
435 interrupting the host processor (par. 18).

Therefore, it would have been obvious to one of ordinary skill in this art at the
time of invention by Applicant to incorporate the bridge circuit as taught by Yik et al. into
the system of Johnson et al. for the purpose of allowing different components on the
bus to correctly operate at different clock rates and to save power (par. 5). This would
440 have been obvious since Yik et al. teach that it is advantageous to reduce the amount of

power required to process data, thereby reducing the amount of heat generated, thus prolonging the life of the hardware (par. 3).

Johnson et al. fail to teach wherein the receive machine comprises checksum generation means for generating a message checksum for a message while the
445 message is being received by the bus controller over the system bus.

Yoshida teaches a checksum generation means for generating a message checksum for a message while the message is being received by the bus controller over the system bus (where checksum generation means may be interpreted as data check code generation circuits; column 11, lines 14 – 24).

450 It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to combine the checksum generation means of Yoshida with the system of Johnson et al. and Yik et al. in order to provide for a means of verifying the data transmitted across the system bus. This would have been obvious since error-free data is critical to the correct operation of a digital system.

455 Johnson et al. and Yik et al. fail to describe a busfree count means, a busfree timer, and a fair arbitration block.

Cao et al. teach:

A busfree count means for storing a busfree count (where a busfree count may be interpreted as an arbitration count number; column 4, lines 42 – 50);

460 A busfree timer for use by the computer system to wait an amount of time specified by the busfree count prior to attempting to access the system bus after the

system bus becomes available for use (where a busfree timer may be interpreted as a “quiet slot” counter; column 4, lines 51 – 60);

465 A fair arbitration block comprising arbitration means for modifying the busfree count according to a priority signal to produce an arbitrated busfree count signal (where a busfree count may be interpreted as an arbitration count number; column 5, lines 59 – 64).

470 It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the busfree count and busfree timer as taught by Cao et al. into the system of Johnson et al. and Yik et al. for the purpose of providing arbitration amongst devices on the system bus. This would have been obvious since Cao et al. teach that their invention provides for more efficient use of bus bandwidth (column 10, lines 25 – 59), along with permitting data communication with a very small probability of data collisions (column 4, lines 32 – 34).

475

Response to Arguments

Applicant's arguments filed 6/24/2008 have been fully considered but they are not persuasive.

480 Regarding Applicant's argument that Yoshida does not disclose the limitations of generating a checksum for a message while the message is being received, where the generating means is in the receive machine, the Applicant has stated that, "...Yoshida does not disclose a receive machine that includes means sufficient to generate a

message checksum while the message is being received...” and that both items 73 and
485 23 are necessary in order to accomplish this means. The Examiner explains as follows.

Yoshida teaches a data check code generation circuit (Fig. 15, 73) on the
sending device (Fig. 15, 62 for example), as well as data check code generation circuit
(Fig. 15, 23) on the receiving device (Fig. 15, 12). Both circuits 73 and 23 generate
their own respective data check codes while the data is being transmitted (col. 11, lines
490 14 - 24). When the data transfer is completed, the code generated in the receiving
machine is set in an error register (col. 11, lines 27 – 30) where the processor can
compare it with its own generated data check code (col. 11, lines 33 - 39) to determine if
there has been an error. Therefore, the Examiner notes that Yoshida does teach a
receive machine that includes means sufficient to generate a message checksum while
495 the message is being received.

The Examiner agrees with Applicant, however, that Yoshida requires both of the
data check code generation circuits 73 and 23 in order for the system to work properly.
Similarly, Applicant's own system requires data check code generation circuits at both
the sending machine and receiving machine to function (see Applicant's Figure 10,
500 items 1010 and 1012 as well as Figure 9, items 920, 926, 922). Thus, the Examiner
finds both to be functionally equivalent with regard to the claim breadth viewed in light of
the specification, and the argument is moot.

Therefore, the Examiner cannot allow the claims.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

510 A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any
515 extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to MATTHEW D. SPITTLE whose telephone number is
520 (571)272-2467. The examiner can normally be reached on Monday - Friday, 9 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2111

Information regarding the status of an application may be obtained from the

525 Patent Application Information Retrieval (PAIR) system. Status information for
published applications may be obtained from either Private PAIR or Public PAIR.
Status information for unpublished applications is available through Private PAIR only.
For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should
you have questions on access to the Private PAIR system, contact the Electronic
530 Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a
USPTO Customer Service Representative or access to the automated information
system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

535 /M. D. S./
Examiner, Art Unit 2111

/MARK RINEHART/
Supervisory Patent Examiner, Art Unit 2111